VHDL code for Half-Adder

Untitled › Forums › Engineering › VHDL code for Half-Adder

Tagged: ,

Viewing 2 posts - 1 through 2 (of 2 total)
  • Author
    Posts
  • January 3, 2018 at 10:27 am #16314
    kaushlendra
    Member

    Write VHDL code for Half-Adder

    January 3, 2018 at 10:34 am #16315
    kaushlendra
    Member

    The code for Half_Adder is:-
    Library ieee;
    use ieee.std_logic_1164.all;
    entity Half-adder is
    port(a,b:in bit);
    port(sum,carry:out bit);
    end Half_adder
    begin
    sum<=a xor b;
    carry <= a and b;
    end data;

  • Author
    Posts
Viewing 2 posts - 1 through 2 (of 2 total)
  • You must be logged in to reply to this topic.